CONTENTS

1 FEATURES
2 GENERAL DESCRIPTION
3 ORDERING INFORMATION
4 BLOCK DIAGRAM
5 PINNING
6 FUNCTIONAL DESCRIPTION
   6.1 Transmit-only mode (DDC1)
   6.2 Initialization procedure
   6.3 Bidirectional mode (DDC2B, I²C-bus mode)
      6.3.1 Bidirectional mode bus characteristics
      6.3.2 Bus not busy (A)
      6.3.3 Start condition (B)
      6.3.4 Stop condition (C)
      6.3.5 Data valid (D)
      6.3.6 Acknowledge
      6.3.7 Slave address
   6.4 Write operation
      6.4.1 Byte write
      6.4.2 Page write
      6.5 Acknowledge polling
      6.6 Write protection
   6.7 Read operation
      6.7.1 Current address read
      6.7.2 Random read
      6.7.3 Sequential read
   6.8 Pin description
      6.8.1 SDA
      6.8.2 SCL
      6.8.3 VCLK
      6.8.4 WP
      6.8.5 Test
      6.8.6 n.c.

7 LIMITING VALUES
8 DC CHARACTERISTICS
9 EEPROM CHARACTERISTICS
10 AC CHARACTERISTICS
11 APPLICATION INFORMATION
   11.1 Diode protection
   11.2 Functional compatibility with microchip 24CL21 dual mode EEPROM
12 PACKAGE OUTLINES
13 SOLDERING
   13.1 Introduction
   13.2 DIP
      13.2.1 Soldering by dipping or by wave
      13.2.2 Repairing soldered joints
   13.3 SO
      13.3.1 Reflow soldering
      13.3.2 Wave soldering
      13.3.3 Repairing soldered joints
14 DEFINITIONS
15 LIFE SUPPORT APPLICATIONS
16 PURCHASE OF PHILIPS I²C COMPONENTS
1 FEATURES

• Single supply with operation 4.5 to 5.5 V
• Completely implements DDC1/DDC2B interface for monitor identification
• Low power CMOS technology
• Two-wire I2C-bus interface
• Self-timed write cycle (including auto-erase)
• Page-write buffer for up to 8 bytes
• Write-protect pin
• 100 kHz I2C-bus compatibility
• Designed for 10000 erase/write cycles minimum
• Data retention greater than 10 years
• 8-pin DIP and SO package
• Temperature range 0 to +70 °C.

2 GENERAL DESCRIPTION

The Philips PCB2421 is a 128 x 8-bit dual mode serial Electrically Erasable PROM (EEPROM). This device is designed for use in applications requiring storage and serial transmission of configuration and control information. Two modes of operation have been implemented: transmit-only mode (DDC1 mode) and bidirectional mode (DDC2B, or I2C-bus mode). Upon power-up, the device will be in the transmit-only mode, sending a serial bitstream of the entire memory array contents, clocked by the VCLK pin. A valid HIGH-to-LOW transition on the SCL pin will cause the device to enter the bidirectional mode, with byte selectable read/write capability of the memory array. The PCB2421 is available in a standard 8-pin dual in-line and 8-pin small outline package operating in a commercial temperature range.

3 ORDERING INFORMATION

<table>
<thead>
<tr>
<th>TYPE NUMBER</th>
<th>PACKAGE NAME</th>
<th>DESCRIPTION</th>
<th>VERSION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCB2421P</td>
<td>DIP8</td>
<td>plastic dual in-line package; 8 leads (300 mil)</td>
<td>SOT97-1</td>
</tr>
<tr>
<td>PCB2421T</td>
<td>SO8</td>
<td>plastic small outline package; 8 leads; body width 3.9 mm</td>
<td>SOT96-1</td>
</tr>
</tbody>
</table>
4 BLOCK DIAGRAM

Fig. 1 Block diagram.

(1) Factory use only.

5 PINNING

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PIN</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEST</td>
<td>1</td>
<td>factory use only: must be tied to V_{DD}; may not be left open-circuit</td>
</tr>
<tr>
<td>n.c.</td>
<td>2</td>
<td>may be tied to V_{SS}, V_{DD}, or left open-circuit</td>
</tr>
<tr>
<td>WP</td>
<td>3</td>
<td>write protect input (LOW = write protected, HIGH = not write protected); may not be left open-circuit</td>
</tr>
<tr>
<td>V_{SS}</td>
<td>4</td>
<td>ground</td>
</tr>
<tr>
<td>SDA</td>
<td>5</td>
<td>serial data input/output</td>
</tr>
<tr>
<td>SCL</td>
<td>6</td>
<td>serial clock input/output (DDC2B)</td>
</tr>
<tr>
<td>VCLK</td>
<td>7</td>
<td>serial clock input (transmit-only mode, DDC1)</td>
</tr>
<tr>
<td>V_{DD}</td>
<td>8</td>
<td>supply voltage</td>
</tr>
</tbody>
</table>

Fig. 2 Pin configuration.
6 FUNCTIONAL DESCRIPTION

The PCB2421 operates in two modes, the transmit-only mode (DDC1) and the bidirectional mode (DDC2, or I²C-bus mode). There is a separate two-wire protocol to support each mode, each having a separate clock input and sharing a common data line (SDA). The device enters the transmit-only mode (DDC1) upon power-up. In this mode the device transmits data bits on the SDA pin in response to a clock signal on the VCLK pin. The device will remain in this mode until a valid HIGH-to-LOW transition is placed on the SCL input. When a valid transition on SCL is recognized, the device will switch into the bidirectional mode (see Fig.3). The only way to switch the device back to the transmit-only mode (DDC1) is to remove power from the device.

6.1 Transmit-only mode (DDC1)

The device will power-up in the transmit-only mode. This mode supports a unidirectional two-wire protocol for transmission of the contents of the memory array (see Fig.12). The PCB2421 requires that it be initialized prior to valid data being sent in the transmit-only mode (see Section “Initialization procedure”, and Fig.4).

In this mode, data is transmitted on the SDA pin in 8-bit bytes, each byte followed by a ninth clock pulse during which time SDA is left high-impedance. The clock source for the transmit-only mode is provided on the VCLK pin; a data bit is output on the rising edge on this pin. The 8 bits in each byte are transmitted most significant bit first. Each byte within the memory array will be output in sequence. When the last byte in the memory array is transmitted, the output will wrap around to the first location and continue. The bidirectional mode clock (SCL) pin must be held HIGH for the device to remain in the transmit-only mode.

6.2 Initialization procedure

At power-on, after VDD has stabilized, the device will be in the transmit-only mode. Nine clock cycles on the VCLK pin must be given to the device for it to perform internal synchronization. During this period, the SDA pin will be in a high-impedance state. On the rising edge of the tenth clock cycle, the device will output the first valid data bit which will be the most significant bit of a byte. The device will power-up with address pointer at 00H (see Fig.4).

6.3 Bidirectional mode (DDC2B, I²C-bus mode)

The PCB2421 can be switched into the bidirectional mode (see Fig.3) by applying a valid HIGH-to-LOW transition on the bidirectional mode clock (SCL). When the device has been switched into the bidirectional mode, the VCLK input is disregarded. This mode supports a two-wire bidirectional data transmission protocol (I²C-bus protocol). In the I²C-bus protocol, a device that sends data on the bus is defined to be the transmitter, and a device that receives data from the bus is defined to be the receiver. The bus must be controlled by a master device that generates the bidirectional mode clock, controls access to the bus, and generates the START and STOP conditions, while the PCB2421 acts as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

6.3.1 Bidirectional mode bus characteristics

The following bus protocol has been defined:

• Data transfer may be initiated only when the bus is not busy
• During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (see Fig.6).

6.3.2 Bus not busy (A)

Both data (SDA) and clock (SCL) lines remain HIGH.

6.3.3 Start condition (B)

A HIGH-to-LOW transition of the SDA line while SCL is HIGH determines a START condition. All commands must be preceded by a START condition.

6.3.4 Stop condition (C)

A LOW-to-HIGH transition of the SDA line while SCL is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

6.3.5 Data valid (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The maximum number of data bytes transferred between the START and STOP conditions during a write operation is 8 bytes (see Section “Page write” and Fig.5).
The maximum number of data bytes transferred between START and STOP conditions during a read operation is unlimited.

6.3.6 ACKNOWLEDGE

The PCB2421, when addressed in DDC2B mode, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra (9th) clock pulse which is associated with this acknowledge bit. The PCB2421 does not generate an acknowledge if an internal programming cycle is in progress (SDA line is left HIGH during the 9th clock pulse). The PCB2421 generates an acknowledge by pulling down the SDA line during the acknowledge pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Set-up and hold times must also be taken into account. The master receiver must signal an end of data to the PCB2421 by not generating an acknowledge bit on the last byte that has been clocked out of the slave transmitter. In this case, the slave transmitter PCB2421 must leave the data line HIGH to enable the master to generate the STOP condition.

6.3.7 SLAVE ADDRESS

After generating a START condition, the bus master transmits the slave address (MSB first) consisting of a 7-bit device address (1010000) for the PCB2421. The eighth bit of the slave address determines if the master device wants to read or write to the PCB2421 (R/W bit) (see Fig.7). The PCB2421 monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode.

Table 1 Slave address

<table>
<thead>
<tr>
<th>OPERATION</th>
<th>SLAVE ADDRESS</th>
<th>R/W</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read</td>
<td>1010000</td>
<td>1</td>
</tr>
<tr>
<td>Write</td>
<td>1010000</td>
<td>0</td>
</tr>
</tbody>
</table>

6.4 Write operation

6.4.1 BYTE WRITE

Following the START condition from the master, the device address (7 bits), and the R/W bit (logic LOW for write) is placed on the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore the next byte transmitted by the master is the word address and will be written into the address pointer of the PCB2421. After receiving another acknowledge signal from the PCB2421, the master device will transmit the data word to be written into the addressed memory location. The PCB2421 acknowledges again and the master generates a STOP condition. This initiates the internal write cycle, and during this time the PCB2421 will not generate acknowledge signals.

6.4.2 PAGE WRITE

For a page write, the write control byte, word address, and the first data byte are transmitted to the PCB2421 in the same way as in a single byte write. But instead of generating a STOP condition the master transmits up to eight data bytes to the PCB2421 which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a STOP condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher order four bits of the word address remain constant. A maximum of 8 bytes can be written in one operation. As with the byte write operation, once the STOP condition is received an internal write cycle will begin (see Figs 5 and 8).

6.5 Acknowledge polling

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the STOP condition for a write command has been issued from the master, the device initiates the internally timed write cycle. Acknowledge (ACK) polling can be initiated immediately. This involves the master sending a START condition followed by the control byte for a write command (R/W = 0). If the device is still busy with the write cycle, then no ACK will be returned. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next read or write command. See Fig.9 for flow diagram.

6.6 Write protection

Pin 3 is a write protect input (WP). In the DDC1 mode, the PCB2421 can only be read according to the DDC1 protocol, hence the WP input has no effect in this mode. In the DDC2B mode, when WP is connected to ground, the entire EEPROM is write-protected, regardless of other pin states. When connected to VDD, write-protection is disabled and the EEPROM may be programmed. WP may not be left open-circuit.
### Table 2  Mode configurations

<table>
<thead>
<tr>
<th>DDC</th>
<th>WP</th>
<th>MODE</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCC1</td>
<td>X(1)</td>
<td>R</td>
</tr>
<tr>
<td>DCC2</td>
<td>1</td>
<td>R/W</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>R</td>
</tr>
</tbody>
</table>

**Note**
1. Where X = don’t care.

### 6.7 Read operation

Read operations are initiated in the same way as write operations with the exception that the R/W bit of the slave address is set to logic 1. There are three basic types of read operations: current address read, random read, and sequential read.

#### 6.7.1 Current address read

The PCB2421 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous access (either a read or write operation) was to address ‘n’, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with R/W set to logic 1, the PCB2421 issues an acknowledge and transmits the eight bit data word. The master will not acknowledge the transfer but does generate a STOP condition and the PCB2421 discontinues transmission (see Fig.10).

#### 6.7.2 Random read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the PCB2421 as part of a normal write operation. After the word address is sent, the master generates a REPEATED START condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. The master then issues the control byte again but with the R/W bit set to logic 1. The PCB2421 will then issue an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer but does generate a STOP condition and the PCB2421 discontinues transmission (see Fig.11).

#### 6.7.3 Sequential read

Sequential reads are initiated in the same way as a random read except that after the PCB2421 transmits the first data byte, the master issues an acknowledge as opposed to a STOP condition in a random read. This directs the PCB2421 to transmit the next sequentially addressed 8-bit word. To provide sequential reads the PCB2421 contains an internal address pointer which is incremented by one at the completion of each operation. This address pointer allows the entire memory contents to be serially read during one operation.

### 6.8 Pin description

#### 6.8.1 SDA

This pin is used to transfer addresses and data into and out of the device, when the device is in the bidirectional (I²C-bus, DDC2B) mode. In the transmit-only mode (DDC1), which only allows data to be read from the device, data is also transferred on the SDA pin. This pin is an open-drain terminal, therefore the SDA bus requires a pull-up resistor connected to VDD (typically 10 kΩ for 100 kHz). See brochure “The I²C-bus and how to use it” (order no. 9398 393 40011) or “Data Handbook IC12”.

#### 6.8.2 SCL

This pin is the clock input for the bidirectional mode (I²C-bus, DDC2B), and is used to synchronize data transfer to and from the device. It is also used as the signalling input to switch the device from the transmit-only mode to the bidirectional mode. It must remain HIGH for the chip to continue operation in the transmit-only mode (DDC1).

#### 6.8.3 VCLK

This pin is the clock input for the transmit-only mode (DDC1). In the transmit-only mode, each bit is clocked out on the rising edge of this signal. In DDC2B mode, this input is a don’t care.

#### 6.8.4 WP

This pin is used to inhibit writing of the EEPROM. When this pin is connected to ground, writing of the EEPROM is inhibited. When connected to VDD (and VCLK = VDD), the EEPROM can be programmed. WP may not be left open-circuit. WP input is a ‘don’t care’ in DDC1 mode.

#### 6.8.5 TEST

Pins 1 is a TEST pin for factory use only. It must be connected to VDD in the application.

#### 6.8.6 N.C.

This pin has no connection and may be tied to VSS, VDD or left open-circuit.
Fig. 3 Mode transition diagram.

Fig. 4 Device initialization diagram.
Fig. 5  Example of writing 8 bytes with word address X0000000 and 6 bytes with word address X0010101.

```
X = don’t care.
```

Fig. 6  DDC2B data transfer sequence on the I²C-bus.
Fig. 7 Slave address.

Fig. 8 I²C-bus write protocol (n = maximum 8 bytes).
Fig. 9 Acknowledge polling.

Fig. 10 Current address read.
Fig. 11 Random read.
7 LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 134).

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{DD} )</td>
<td>supply voltage</td>
<td>–0.3</td>
<td>+7.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_n )</td>
<td>input voltage on any pin measured via 500 Ω resistor</td>
<td>–0.5</td>
<td>( V_{DD(max)} + 0.5 )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( I_i )</td>
<td>DC input current</td>
<td>–10</td>
<td>+10</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( I_O )</td>
<td>DC output current</td>
<td>–10</td>
<td>+10</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( P_{tot} )</td>
<td>total power dissipation</td>
<td>–</td>
<td>150</td>
<td>mW</td>
<td></td>
</tr>
<tr>
<td>( P_o )</td>
<td>power dissipation per output</td>
<td>–</td>
<td>50</td>
<td>mW</td>
<td></td>
</tr>
<tr>
<td>( T_{stg} )</td>
<td>storage temperature without EEPROM retention</td>
<td>–65</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>( T_{amb} )</td>
<td>operating ambient temperature with EEPROM retention</td>
<td>–65</td>
<td>+70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>( V_{es} )</td>
<td>electrostatic discharge note 1</td>
<td>–2000</td>
<td>+2000</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

Note
1. Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

8 DC CHARACTERISTICS
\( V_{DD} = 4.5 \) to 5.5 V; \( V_{SS} = 0 \) V; \( T_{amb} = 0 \) to +70 °C; unless otherwise specified.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{DD} )</td>
<td>supply voltage</td>
<td>4.5</td>
<td>–</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH} )</td>
<td>HIGH level input voltage (pins 3, 5 and 6)</td>
<td>( 0.7V_{DD} )</td>
<td>–</td>
<td>–</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IL} )</td>
<td>LOW level input voltage (pins 3, 5 and 6)</td>
<td>–</td>
<td>–</td>
<td>( 0.3V_{DD} )</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IH(7)} )</td>
<td>HIGH level input voltage (pin 7)</td>
<td>2.0</td>
<td>–</td>
<td>–</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IL(7)} )</td>
<td>LOW level input voltage (pin 7)</td>
<td>–</td>
<td>–</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{OL} )</td>
<td>LOW level output voltage</td>
<td>( I_{OL} = 3 ) mA; ( V_{DD} = 4.5 ) V</td>
<td>–</td>
<td>–</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>( I_{L} )</td>
<td>input leakage current ( V_i = 0 ) to 5.5 V</td>
<td>–10</td>
<td>–</td>
<td>+10</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>( I_O )</td>
<td>output leakage current ( V_O = 0 ) to 5.5 V</td>
<td>–10</td>
<td>–</td>
<td>+10</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>( I_{DD(write)} )</td>
<td>operating write current ( f_{SCL} = 100 ) kHz; ( V_{DD} = 5.5 ) V</td>
<td>–</td>
<td>–</td>
<td>1000</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>( I_{DD(read)} )</td>
<td>operating read current ( f_{SCL} = 100 ) kHz; ( V_{DD} = 5.5 ) V</td>
<td>–</td>
<td>–</td>
<td>400</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>( I_{DD(st)} )</td>
<td>standby current ( V_{DD} = 5.5 ) V; DDC2B mode; ( V_{CLK} = SDA = SCL = V_{DD} )</td>
<td>–</td>
<td>–</td>
<td>30</td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>

9 EEPROM CHARACTERISTICS
\( V_{DD} = 4.5 \) to 5.5 V; \( V_{SS} = 0 \) V; \( T_{amb} = 0 \) to +70 °C; unless otherwise specified.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>MIN.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{WR} )</td>
<td>EEPROM write time</td>
<td>–</td>
<td>20</td>
<td>ms</td>
</tr>
<tr>
<td>( N_{CYC} )</td>
<td>EEPROM endurance</td>
<td>10000</td>
<td>–</td>
<td>E/W cycles</td>
</tr>
<tr>
<td>( I_{RET} )</td>
<td>EEPROM retention</td>
<td>10</td>
<td>–</td>
<td>years</td>
</tr>
</tbody>
</table>
10 AC CHARACTERISTICS

$V_{DD} = 4.5$ to $5.5$ V; $V_{SS} = 0$ V; $T_{amb} = 0$ to $+70 \degree C$; unless otherwise specified.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
<th>UNIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{VAA}$</td>
<td>output valid from VCLK</td>
<td>see Fig.12; note 1</td>
<td>--</td>
<td>1</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{VHIGH}$</td>
<td>VCLK HIGH time</td>
<td>see Fig.12</td>
<td>20</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{VLOW}$</td>
<td>VCLK LOW time</td>
<td>see Fig.12</td>
<td>20</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{VHZ}$</td>
<td>mode transition time</td>
<td>see Fig.3; note 1</td>
<td>--</td>
<td>500</td>
<td>--</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{SP}$</td>
<td>input filter spike suppression time</td>
<td>--</td>
<td>--</td>
<td>100</td>
<td>--</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{bus}$</td>
<td>DDC1 mode power-up time</td>
<td>see Fig.4</td>
<td>--</td>
<td>5</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$f_{SCL}$</td>
<td>serial clock frequency</td>
<td></td>
<td>0</td>
<td>--</td>
<td>100</td>
<td>kHz</td>
</tr>
<tr>
<td>$f_{HIGH}$</td>
<td>serial clock HIGH time</td>
<td></td>
<td>4</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$f_{LOW}$</td>
<td>serial clock LOW time</td>
<td></td>
<td>4.7</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{r}$</td>
<td>SCL and SDA rise time</td>
<td></td>
<td>--</td>
<td>--</td>
<td>1</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{i}$</td>
<td>SCL and SDA fall time</td>
<td></td>
<td>--</td>
<td>--</td>
<td>0.3</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{HD;STA}$</td>
<td>START condition hold time</td>
<td></td>
<td>4</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{SU;STA}$</td>
<td>START condition set-up time</td>
<td></td>
<td>4.7</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{HD;DAT}$</td>
<td>data input hold time</td>
<td></td>
<td>0</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{SU;DAT}$</td>
<td>data input set-up time</td>
<td></td>
<td>250</td>
<td>--</td>
<td>--</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{SUS;STO}$</td>
<td>STOP condition set-up time</td>
<td></td>
<td>4</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{BUF}$</td>
<td>bus free time</td>
<td>note 2</td>
<td>4.7</td>
<td>--</td>
<td>--</td>
<td>$\mu s$</td>
</tr>
<tr>
<td>$t_{SP}$</td>
<td>input filter spike suppression</td>
<td></td>
<td>--</td>
<td>--</td>
<td>100</td>
<td>ns</td>
</tr>
</tbody>
</table>

Notes
1. The rise time for SDA returning HIGH must be observed after this period.
2. This is the time that the bus must be free before a new transmission can start.
Fig. 12 Transmit-only mode (DDC1).

Fig. 13 DDC2B (I²C-bus timing).
11  APPLICATION INFORMATION

11.1  Diode protection

There is no diode connection between VCLK and VDD, SCL and VDD and SDA and VDD (see Fig.14). This allows powering-down the device without affecting the I2C-bus operation or loading the VCLK driver.

11.2  Functional compatibility with microchip 24CL21 dual mode EEPROM

The Philips PCB2421 is pin and function compatible with the 24CL21 providing the following measures are taken in the application.
1. Pin 1 (TEST) must be tied to VDD
2. Pin 3 (WP) must be tied to VDD. This inhibits the write protection function which does not exist on the 24CL21 at this time
3. Maximum 100 kHz DDC2B clock frequency
4. Maximum 25 kHz DDC1 VCLK clock frequency
5. During EEPROM programming a maximum write time of 20 ms must be observed
6. 8-byte maximum during page write must be observed
7. During operation VDD must be between 4.5 and 5.5 V
8. An operating temperature between 0 and +70 °C must be observed
9. Output valid from VCLK (t_VAA) typical 1 µs must be observed
10. DDC1 mode power-up time (t_VPU) typical 5 µs should be observed.

Remark: VCLK is ‘don’t care’ in the DDC2B mode.

Fig.14  PCB2421 diode protection.
12 PACKAGE OUTLINES

DIP8: plastic dual in-line package; 8 leads (300 mil)

SOT97-1

**DIMENSIONS** (inch dimensions are derived from the original mm dimensions)

<table>
<thead>
<tr>
<th>UNIT</th>
<th>A max.</th>
<th>A1 min.</th>
<th>A2 max.</th>
<th>b</th>
<th>b1</th>
<th>b2</th>
<th>c</th>
<th>D(1)</th>
<th>E(1)</th>
<th>e</th>
<th>e1</th>
<th>L</th>
<th>M_E</th>
<th>M_H</th>
<th>w</th>
<th>Z(1) max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>mm</td>
<td>4.2</td>
<td>0.51</td>
<td>3.2</td>
<td>1.73</td>
<td>0.53</td>
<td>0.38</td>
<td>1.07</td>
<td>0.36</td>
<td>0.23</td>
<td>9.8</td>
<td>6.48</td>
<td>2.54</td>
<td>7.62</td>
<td>3.60</td>
<td>8.25</td>
<td>10.0</td>
</tr>
<tr>
<td>inches</td>
<td>0.17</td>
<td>0.020</td>
<td>0.13</td>
<td>0.068</td>
<td>0.045</td>
<td>0.021</td>
<td>0.042</td>
<td>0.014</td>
<td>0.035</td>
<td>0.009</td>
<td>0.39</td>
<td>0.26</td>
<td>0.10</td>
<td>0.30</td>
<td>0.14</td>
<td>0.32</td>
</tr>
</tbody>
</table>

**Note**
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1

<table>
<thead>
<tr>
<th>UNIT</th>
<th>A</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
<th>bP</th>
<th>c</th>
<th>D(1)</th>
<th>E(2)</th>
<th>e</th>
<th>H</th>
<th>L</th>
<th>LP</th>
<th>Q</th>
<th>V</th>
<th>W</th>
<th>Y</th>
<th>Z(1)</th>
<th>θ</th>
</tr>
</thead>
<tbody>
<tr>
<td>mm</td>
<td>1.75</td>
<td>0.25</td>
<td>1.45</td>
<td>0.25</td>
<td>0.49</td>
<td>0.25</td>
<td>5.0</td>
<td>4.0</td>
<td>1.27</td>
<td>6.2</td>
<td>1.05</td>
<td>0.25</td>
<td>0.25</td>
<td>0.7</td>
<td>0.041</td>
<td>0.039</td>
<td>0.004</td>
<td></td>
</tr>
<tr>
<td>inches</td>
<td>0.069</td>
<td>0.010</td>
<td>0.057</td>
<td>0.01</td>
<td>0.019</td>
<td>0.0100</td>
<td>0.0075</td>
<td>0.050</td>
<td>0.044</td>
<td>0.0041</td>
<td>0.0039</td>
<td>0.0018</td>
<td>0.004</td>
<td>0.014</td>
<td>0.010</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

<table>
<thead>
<tr>
<th>OUTLINE VERSION</th>
<th>REFERENCES</th>
<th>EUROPEAN PROJECTION</th>
<th>ISSUE DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOT96-1</td>
<td>IEC 076E03S</td>
<td>JEDEC MS-012AA</td>
<td>95-02-04</td>
</tr>
</tbody>
</table>

1997 Apr 01
13 SOLDERING

13.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our “IC Package Databook” (order code 9398 652 90011).

13.2 DIP

13.2.1 SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (Tstg max). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

13.2.2 REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

13.3 SO

13.3.1 REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

13.3.2 WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

13.3.3 REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.
14 DEFINITIONS

<table>
<thead>
<tr>
<th>Data sheet status</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Objective specification</td>
<td>This data sheet contains target or goal specifications for product development.</td>
</tr>
<tr>
<td>Preliminary specification</td>
<td>This data sheet contains preliminary data; supplementary data may be published later.</td>
</tr>
<tr>
<td>Product specification</td>
<td>This data sheet contains final product specifications.</td>
</tr>
</tbody>
</table>

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

15 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

16 PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.
1K dual mode serial EEPROM

NOTES